Cost effective reconfigurable logic
1 team member | Sort alphabetically
-
Piyush Patel
B.E. in Electronics and Communication from North Gujarat University (2006), MS in General Engineering from San Jose State University (2010), Design Engineer for R & D at Amtech Electronics (2007), Lab Monitor at Department of Mathematics since 2009.
Team members missing? Send this URL to invite them: